Q:
Design a COMBINATION circuit that can divide the clock frequency by 2.
A:
by Nuno T.
It is comprised of two NAND-RS Flip-Flops with NAND's on their inputs.
The second section is driven by an inverted Clock signal.
The input buffer is
for compensation of propagation delays for the first section.
